

# "Itanium Power Programming"

### Sverre Jarp CERN openlab

Summer 2005



### Agenda:

Lesson 1

- a) Introduction
- b) Overview of Architecture and Conventions

Lesson 2

- a) Standard Instruction Set
- b) Our first "real" example

Lesson 3

- a) Secrets of Speed
- b) An improved version our example

Lesson 4

a) Multimedia Instructions

b) A top-notch version of our example

Lesson 5

a) Floating-point Instructions

b) Changing our example to handle floating-point

a) Compilers and Assemblers: Peaceful coexistence?

b) Conclusions

Appendices



# Introduction

Summer 2005

## **Presentation Objectives**

### Offer programmers

#### Comprehension of the architecture

Instruction set and other features

#### Working Understanding of Itanium machine code

- Compiler-generated code
- Hand-written assembler code

#### Inspiration for writing code

- Well-targeted assembler routines
  - Highly optimized routines
- In-line assembly code
  - Full control of architectural features




# Overview of Architecture and Conventions

Summer 2005

# **Architectural Highlights**

### (Some of the) Main Innovations:

- Rich Instruction Set
- Bundled Execution
- Predicated Instructions
- Large Register Files
  - Register Stack
  - Rotating Registers
- Software Pipelined Loops
- Control/Data Speculation
- Cache Control Instructions
- High-precision Floating-Point



# **User Register Overview**

S.Jar CERI

		•
128 Integer Registers	16 Kernel Backup Registers	
128 Floating Point Registers	8 Region Registers	
64 Predicate Registers	128 Control Registers	
8 Branch Registers	Instruction Poir	nter
128 Application Registers	NN Debug Breakpoint Registers	
5 CPUID Registers	NN Perf. Mon. Data Reg's	

# IA64 Common Registers

#### Integer registers

- 128 in total; Width is 64 bits + 1 bit (NaT); r0 = 0
- Integer, Logical and Multimedia data

### Floating point registers

- 128 in total; 82 bits wide
- 17-bit exponent, 64-bit significand
- f0 = 0.0; f1 = 1.0
- Significand also used for two SIMD floats
- Predicate registers
  - 64 in total; 1 bit each (fire/do not fire)
  - p0 = 1 (default value)

### Branch registers


8 in total; 64 bits wide (for address)

### **Rotating Registers**

#### Upper 75% rotate (when activated):

- General registers (r32-r127)
- Floating Point Registers (f32-f127)
- Predicate Registers (p16-p63)

#### • Formula:



## **Register Convention**

#### • Run-time:

- Branch Registers:
  - B0: Call register [rp]
  - B1-B5: Must be preserved
  - B6-B7: Scratch
- General Registers:
  - R1: Global Data Pointer [gp]
  - R2-R3: scratch
  - R4-R7: Must be preserved
  - R8-R11: Procedure Return Values [ret0, ret1, ret2, ..]
  - R12: Stack Pointer [sp]
  - R13: (Reserved as) Thread Pointer
  - R14-R31: Scratch
  - R32-Rxx: Argument Registers [in0, in1, in2, ..]


# **Register Convention (2)**

#### Run-time convention

- Floating-Point:
  - F2-F5: Preserved
  - F6-F7: Scratch
  - F8-F15: Argument/Return Registers
  - F16-F31: Must be preserved
  - F32-F127: Scratch
- Predicates:
  - P1-P5: Must be preserved
  - P6-P15: Scratch
  - P16-P63: Must be preserved

#### Additionally:

Ar.Ic: Must be preserved



# **Instruction Types**

- **M** 
  - Memory/Move Operations
  - Complex Integer/Multimedia Operations
- **A** 
  - Simple Integer/Logic/Multimedia Operations
- F
  - Floating Point Operations (Normal/SIMD)
- **B** 
  - Branch Operations
- L
  - Special instructions with 64-bit immediate

### **Instruction Bundle**

### Bundle as "Packaging entity":

- **3 \* 41 bit Instruction Slots**
- 5 bits for Template (of Inst. types)
  - Typical examples: MFI or MIB
  - Including bit for Instruction Group Separation "S"
- A bundle is 16B:
  - Basic unit for expressing parallelism
  - The unit that the Instruction Pointer points to
  - The unit you branch to
  - Actually executed may be less, equal, or more

Slot 2 Slot 1	ot 0 T
---------------	--------

# Instruction Group Separation (Stop bit)

- Necessary to avoid "Dependency Violations"
  - For ALL registers: Integer, FP, Predicate, Branch, App., etc.
- Two out of four possibilities (Forbidden):
  - Read-After-Write (RAW):
    - add r22=1,r21 ; add r23=1,r22 ;;
  - Write-After-Write (WAW):
    - add r22=1,r21 ; add r22=1,r23 ;;



#### Two out of four (OK):

- Read-After-Read (RAR):
  - add r22=1,r21 ; add r23=1,r21 ;;
- Write-After-Read (WAR):
  - add r23=1,r22 ; add r22=1,r21 ;;

### Conventions

#### Instruction syntax

- (qp) ops[.comp<sub>1</sub>]  $r_1 = r_2, r_3$ 
  - Execution is always right-to-left
  - Result(s) on left-hand side of equal-sign.
  - Almost all instructions have a qualifying predicate
  - Many have further completers:
    - Unsigned, left, double, etc.

#### Numbering

Also right-to left

# $\begin{bmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline 63 & \bullet & & & & 0 \end{bmatrix}$

#### Immediates

- Various sizes exist
- Imm<sub>8</sub> (Signed immediate 7 bits plus sign) Summer 2005

At execution time, sign bit is extended all the way to bit 63



# Standard Instruction Set

# The Total Instruction Set


### Many Instruction Categories:

- Logical operations (e.g. and)
- Arithmetic operations (e.g. add)
- Compare operations
- Shift operations
- Branches, including loop control
- Memory and cache operations
- Move operations
- Multimedia operations (e.g. padd)
- Floating Point operations (e.g. fma)
- SIMD Floating Point operations (e.g. fpma)

See documentation for complete reference set


# **Arithmetic Operations**

### Instruction format:



NB: Integer multiply is an FLP operation

Summer 2005



## **Compare Operations**

### Instruction format:

- (qp) cmp.crel.ctype  $p_1, p_2 = r_2, r_3$
- (qp) cmp.crel.ctype  $p_1, p_2 = imm_8, r_3$

Parallel inequality form

• (qp) cmp.crel.ctype  $p_1, p_2 = r0, r_3$ 

#### Valid Relationships:

eq, ne, It, le, gt, ge, Itu, leu gtu, geu,

#### Types:

none, unc, and, or, or.andcm, orcm, andcm, and.orcm

# **Load Operations**

#### Standard instructions:

- (qp) ldsz.ldtype.ldhint
- (qp) Idsz. Idtype.Idhint
- (qp) ldf fsz.fldtype.ldhint
- (qp) ldffsz.fldtype.ldhint
- $r_1 = [r_3], r_2$  $r_1 = [r_3], imm_9$  $f_1 = [r_3], r_2$

 $f_1 = [r_3], imm_9$ 

Always postmodify

Sign-bit is NOT extended for 1/2/4 bytes

Also "fill"

variants

Jar

#### Valid Sizes:

- → sz: 1/2/4/8 [bytes]
  - fsz: s(ingle)/d(double)/e(extended)/8(as integer)

### Types:

s/a/sa/c.nc/c.clr/c.clr.acq/acq/bias

Sum

Advanced options (not discussed here!)

In the case of integer multiply (for instance)

More complex usage (see Manuals)

# **Branch Operations**

### Several different types:


#### Conditional or Call branches

- Relative offset (IP-relative) or Indirect (via branch registers)
- Triggered by predication
- Return branches
  - Indirect + Qualifying Predicate (QP)
- Loop controlling branches:
  - Simple Counted Loops (br.cloop)
    - IP-relative with AR.LC
  - Software-pipelined Counted Loop (br.ctop)
    - IP-relative with AR.LC and AR.EC
  - Software-pipelined While Loops (br.wtop)
    - IP-relative with QP and AR.EC

# **Simple Counted Loop**

#### Works as 'expected'

- ar.lc counts down the loop (automatically)
  - No need to use a general register



#### Software-pipelined loops are more advanced

- Uses Epilogue Count (as well as Loop Count)
- ... and Rotating Registers

### One use of predication

### Avoid cost of branching

Jai

Which can be high due to misprediction

lf (b > 0) b++; else b--;

Both b++ and b- are done in the same cycle:

cmp.gt.unc p6,p7=r2,0 ;; (p6) add r2=1,r2 (p7) add r2=-1,r2 ;;



# Our first "real" example

# **Expressing a loop**

- Use array search example, "find", to demonstrate how to get started
  - Based on background information on registers and conventions
  - First with a basic counted loop and later more advanced versions

```
int find(int key, int n, int* vect)
{
    int i;
    for (i=0; i<n; ++i)
    {
        if (key == vect[i]) return i; // Found
    }
    return -1; // Not found
}</pre>
```

# The loop itself

### Simple counted loop

- Only five instructions
- Use input registers directly
- Main latency is the load latency
- NB: In the same cycle we can have Compare + Related branch

```
cntloop:
       ld4
               r31=[in2],4
       add
               ret0=1.ret0
                              // tracking of index
. .
,,
      cmp4.eq.unc p6,p0=s_temp,in0
       br.cond,dpnt.few
                            found
(p6)
      br.cloop.dptk.few
                           cntloop
. .
,,
```

# Total "search" program – V.1

#### Initial version:

- Classical "counted loop"
- Minimal:
  - Register usage
  - Assembler directives
  - Entry/Exit code
- Main latency in loop
  - From "Id4"

```
#define s pfssave r9
#define s lcsave r10
#define s temp
                 r31
#define Name find
.text
.global Name
.type Name,@function
.proc Name
Name:
      alloc s pfssave=ar.pfs,3,0,0,0
            s lcsave=ar.lc
      mov
      cmp.le.unc p6,p0=in1,r0
      br.cond.dpnt.few notfound ;;
(p6)
      add
             in1=-1,in1 ;; // loop count - 1
      mov ret0=-1
                           // index count
      mov ar.lc=in1 ;; // loop count
cntloop:
      ld4 s_temp=[in2],4
      add ret0=1,ret0 ;; // track index
      cmp4.eq.unc p6,p0=s_temp,in0
(p6)
      br.cond.dpnt.few found
      br.cloop.dptk.few cntloop ;;
//
notfound:
                 ret0=-1 ;;
                             //Not found
           mov
found: mov ar.lc=s lcsave
       br.ret.sptk.many rp
.endp
```



# Secrets of speed

Summer 2005

# **Key Performance Enablers**

### **Exploit**

#### Architectural support

- Memory optimization:
  - Prefetching, Load pair instructions, Branch-Predict, etc.
- Modulo Scheduling support
  - Predication ("loop control")
  - Register Rotation (Large Register Files)
- Predication ("if-conversion")
- Vectorisation
  - Integer/FLP SIMD
- Micro-architecture
  - Consistent, Wide execution:
    - Number of parallel bundles; Execution units; Latencies
  - Memory specifications:
    - Cache sizes, Bandwidth

## **Itanium Execution Width**

- A given IA-64 implementation could be N wide
  - All Itanium processors are implemented as a "twobanger"
    - 6 parallel instructions
      - More parallelism than IA-32
    - But,
      - If nothing useful is put into the syllables, they get filled as NOPs




# **Instruction Delivery**

### Must match

CERI

#### instructions to issue ports

w/corresponding execution units attached




# **Software-pipelined loops**

#### Graphical representation

S.Jar CERN

- N loop traversals desired, but with skewed execution:
  - Stage 2 is offset relative to Stage 1
  - Stage 3 is offset relative to Stage 2



Analogy: Think of a restaurant where each customer (Red arrow) wants to: 1) order food, 2) eat the meal, 3) pay the bill.

The waiter (Blue arrow) is working "flat out" by

1) taking the order from C, 2) serving the meal to B, 3) getting paid by A.

### **Modulo Loops**

### How is it programmed ?

- By using:
  - Rotating registers (Programmable renaming)
    - Let register contents live longer
  - Predication
    - Each stage uses a distinct predicate register starting from p16
      - Stage 1 controlled by p16
      - Stage 2 by p17
      - Etc.
  - Architected loop control using BR.CTOP
    - Clock down LC & then EC
    - Set p16 = 1 when LC > 0
    - Set P16 = 0 otherwise



### Back to our "find" example:

#### We are now ready to try to produce a software pipelined loop

```
int find(int key, int n, int* vect)
{
    int i;
    for (i=0; i<n; ++i)
    {
        if (key == vect[i]) return i; // Found
    }
    return -1; // Not found
}</pre>
```

## **Step 3: Pipelined loop**

### One cycle loop:

- Possible when 6 (or fewer) instructions
- All latencies are hidden
- No dependency violations (no stops)
  - Due to rotating registers

	mov mov	s_key=in0 s_pvect=in2 // must be moved	
;; modloop: (p16) (p17)	ld4	r32=[s_pvect],4 ret0=1,ret0 // easy tracking of index	
(p17) (p6)	cmp4.eq.unc p6,p0=r33,s_key br.cond.dpnt.few found br.ctop.sptk.few modloop		

